 |
Industry Insight
Progress in Products, Chips and Design
In his keynote speech to the San Jose SNUG conference, Dr. Aart de Geus reviewed the amazing progress in products and chip design made over the last 10 years. FULL STORY
|
 |
Technology Update
Concurrent Hierarchical Design
More designers are choosing to implement their designs hierarchically. Mark Bollar, Synopsys, explains how IC Compiler delivers higher productivity with its new Concurrent Hierarchical Design where planning and implementation occur in tandem. FULL STORY
Multi-core Support Accelerates TTR
Multi-core technology can speed up many chip design activities. As Synopsys’ Steve Smith explains, providing broad support across multiple EDA tools takes a tailored approach that depends on the exact needs of the application. FULL STORY
|
 |
Partner Solution
Embedded Memory IP
With growing demands on performance, memory implementation can now make or break a design. Christophe Berteau-Pavy, Synopsys, and Dr. Esin Terzioglu, Novelics, present new silicon-proven DesignWare® embedded memory IP. FULL STORY
|
|
 |
RECENT ARTICLES - VOLUME 3, ISSUE 1 - 2008
|
|
SYNOPSYS NEWSLETTERS
|
|
 |
DAC 2008 Preview
The premier design automation event is previewed. |
|
|
|
