|
|
Copyright ©2008 Synopsys, Inc. All rights reserved.
Unless otherwise noted, any person is hereby authorized to view, copy, and
print these documents subject to the following conditions:
- This document may be used for informational purposes only.
- Any copy of this document or portion thereof must include the copyright notice.
- This information is provided "AS IS" and without warranty of any kind, express, implied, statutory, or otherwise.
Permission is not granted for resale or commercial distribution of the document, in whole or in part, or by itself or incorporated in another work.
Registered Trademarks, Trademarks, and Service Marks of
Synopsys, Inc.
Registered Trademarks (®)
Synopsys,
AMPS,
Astro,
Behavior Extracting Synthesis Technology,
Cadabra,
CATS,
Certify,
Design Compiler,
DesignWare,
Formality,
HDL Analyst,
HSPICE,
Identify,
iN-Phase,
Leda,
MAST,
ModelTools,
NanoSim,
OpenVera,
PathMill,
Physical Compiler,
PrimeTime,
SCOPE,
Simply Better Results,
SiVL,
SNUG,
SolvNet,
Synplicity,
the Synplicity logo,
Synplify,
Synplify Pro,
Synthesis Constraints Optimization Environment,
TetraMAX,
VCS,
Vera,
and YIELDirector are registered trademarks of Synopsys, Inc.
Trademarks (™)
AFGen,
Apollo,
Astro-Rail,
Astro-Xtalk,
Aurora,
AvanWaves,
BEST,
Columbia,
Columbia-CE,
Confirma,
Cosmos,
CosmosLE,
CosmosScope,
CRITIC,
DC Expert,
DC Professional,
DC Ultra,
Design Analyzer,
Design Vision,
DesignerHDL,
DesignPower,
Direct Silicon Access,
Discovery, Eclypse,
Encore,
EPIC,
Galaxy,
HANEX,
HAPS
HapsTrak,
HDL Compiler,
Hercules,
Hierarchical Optimization Technology,
High-performance ASIC Prototyping System,
HSIM, HSIMplus,
i-Virtual Stepper,
IICE,
in-Sync,
iN-Tandem,
Jupiter,
Jupiter-DP,
JupiterXT,
JupiterXT-ASIC,
Liberty,
Libra-Passport,
Library Compiler,
Magellan,
Mars,
Mars-Rail,
Mars-Xtalk,
Milkyway,
ModelSource,
Module Compiler,
MultiPoint,
Physical Analyst,
Planet,
Planet-PL,
Polaris,
Power Compiler,
Raphael,
Saturn, Scirocco,
Scirocco-i,
Star-RCXT,
Star-SimXT,
System Compiler,
System Designer,
Taurus,
TotalRecall,
TSUPREM-4,
VCS Express,
VCSi,
VHDL Compiler,
VirSim,
and VMC are trademarks of
Synopsys, Inc.
Service Marks (SM)
MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.
SystemC is a trademark of the Open SystemC Initiative and is used under license.
ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license.
All other product or company names may be trademarks of their respective owners.
|
